Part Number Hot Search : 
SC000036 HS18390 A6111 A6111 IRF933 APT15 C3506 2404A
Product Description
Full Text Search
 

To Download PEB20321 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 Multichannel Network Interface Controller for HDLC with Extensions MUNICH32X PEB 20321 Version 2.2 Delta Sheet 06.98
This Delta Sheet describes the differences between MUNICH32X Version 2.2 and MUNICH32X V1.2 (Data Sheet 05.97).
Siemens Semiconductor Group
(c) Siemens AG 1998. All Rights Reserved.
DS 1
Please note that any information contained in this publication may be subject to change. Siemens reserves the right to make changes to or to discontinue any product or service identified in this publication without notice. Please contact our regional offices to receive the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current. Revision History: Previous Version: Major Changes:
PEB 20321
1 1.1
External Bus Modes De-multiplexed Bus Modes
The Address Latch Enable (LALE) signal is used to mark the address phase in HyvyrrqA 7A Hqr and triggers external latches to capture the current address with its falling edge. After a period of time the address is removed and data transfer cycle starts. Although this signal was generated by MUNICH32X Version 1.x independent of the selected bus mode it is obsolete and thus ArqAiAHVID8C"!YAW!!AvA9r
yvyrrqA7AHqr.
Address Data In LRD Data Out LWR
ITD10349
Figure 52 De-multiplexed Bus Cycle Signal LALE is deleted from figure 52 describing the de-multiplexed bus cycle.
Semiconductor Group
2
06.98
PEB 20321
2
TMA Mode
In case of using subchanneling by fill masks the MUNICH32X supports two different modes of operation in Transparent Mode A (TMA). These modes are selected by bit 'CRC' in the channel configuration. CRC = '0': Data is transmitted transparently only in bit positions selected by the transmit fill mask (corresponding fill mask bit equal '1'). Masked bit positions are driven Tristate 'Z'. In receive direction bits are received from bit positions selected by the receive fill mask (corresponding fill mask bit equal '1') only. Receive data is grouped to octets and stored in memory transparently (no gaps). CRC = '1': In transmit direction each data octet is masked with the transmit fill mask. Masked bit positions are overwritten with Tristate 'Z' when transmitted. In receive direction the receive fill mask has to be set to 0xFF. The entire 8 bit time slot is received and stored byte aligned in memory. It is the software responsibility to mask received data octets as needed by the application. 3 Device ID
The Device ID has changed in the PCI Configuration Space and the boundary scan pattern as follows: The Value of bit field "Revision ID" in the PCI Configuration Space has changed to 13H.
UhiyrA #
Q8DA8svthvAThprASrtvr SrtvrAIhr TuA Ihr 6 pprA SrhqA Xvr 6iyrA 6qqr SrrAWhyr
... Class Code / SrvvAD9AW!! ... CC / SD9 R 08H 028000/
"H
Semiconductor Group
3
06.98
PEB 20321
Table 29 Boundary Scan Sequence in MUNICH32X V2.2 TDI Pin No. 1 2 3 4 5 6 7 ... Pin LD15 LD14 LD13 LD12 LD11 LD10 LD9 ... I/O I/O I/O I/O I/O I/O I/O I/O ... Number of Boundary Scan Cells 3 3 3 3 3 3 3 ... Constant Value In, Out, Enable 001 100 000 000 001 111 000 ...
TDO IDCODE: A 32-bit identification register is serially read out via TDO. It contains the version number (4 bits), the device code (16 bits) and the manufacturer code (11 bits). The LSB is fixed to `1'. TDI 0011 0000 0000 0011 1100 0000 1000 001 1 TDO
Note: Since in test logic reset state the code `011' is automatically loaded into the instruction register, the ID code can easily be read out in shift DR state which is reached by TMS = 0, 1, 0, 0.
4
Pin Description
Pin 10 and Pin 61 are labled as 'N.C.1' and 'N.C.2'. Due to the Pull-Up recommendation in the Data Sheet 01/98 these pins should be treated and labled as 'Reserved' and connected as recommended. 5 Frequency Ratio
The PCM mode 8.192 MHz is limited to a system (PCI) frequency >=25 MHz. The serial core may fail on serial transmission and serial receive if operated below this frequency in 8.192 MHz mode.
Semiconductor Group
4
06.98


▲Up To Search▲   

 
Price & Availability of PEB20321

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X